In the Claims

з,

Please amend the claims as follows:

1. (Currently Amended) A method of data transfer between a source port and a destination port of a transfer controller with plural ports, said method comprising the steps of:

in response to a data transfer request, querying said destination port to determine if said destination port is capable of receiving data of a predetermined size;

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request, not storing data read from said source port in intermediate buffers and not transferring data to said destination port thereby not blocking reading data from said source port until said destination port is capable of receiving data;, and

if said destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port; and

while waiting until said destination port is capable of
receiving data

determining if a second data transfer request is pending
between said source port and a second destination port, and
if a second data transfer request is pending

querying said second destination port to determine if said second destination port is capable of receiving data of said predetermined size,

if said second destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said second data transfer request,

not storing data read from said source port in intermediate buffers and not transferring data to said second destination port thereby not blocking reading data from said source port until said second destination port is capable of receiving data, and

if said second destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said second destination port.

2. (Currently Amended) The method of claim 1, wherein each port includes at least one write reservation station, said method wherein:

said step of querying said destination port includes:

determining whether any write reservation station <u>capable</u> of <u>storing data of said predetermined size</u> of said destination port has not been allocated for receipt of data,

of said predetermined size is not allocated for receipt of data, determining said destination port can receive data and allocating a write reservation station capable of storing data of said predetermined size for receipt of data; and said step of transferring said read data to said destination port includes transferring said read data to said allocated write

15 reservation station of said destination port.

3. (Original) The method of claim 2, further comprising: transferring data from a write reservation station storing data to be transferred to an application unit coupled to said destination port at a data transfer rate of said application unit; and

- disallocating said write reservation station upon transfer of data to said application unit.
- 1 4. (Original) The method of claim 2, wherein:
- said step of allocating a write reservation station includes storing a data identifier corresponding to said write reservation
- 4 station; and
- 5 said step of transferring said read data to said destination
- 6 port includes storing said read data in a write reservation station
- 7 having a data identifier corresponding to said read data.

Claims 5 and 6. (Canceled)

- 7. (Currently Amended) A data transfer controller comprising:
- a request queue controller receiving, prioritizing and dispatching data transfer requests, each data transfer request specifying a data source, a data destination and a data quantity to
- 5 be transferred;
- a data transfer hub connected to request queue controller effecting dispatched data transfer requests;
- 8 a plurality of ports, each of said plurality of ports having
- 9 an interior interface connected to said data transfer hub and an
- 10 exterior interface configured for an external memory/device
- 11 expected to be connected to said port, said interior interface and
- 12 said exterior interface operatively connected for data transfer
- 13 therebetween; and
- said data transfer hub controlling data transfer from a source
- 15 port corresponding to said data source to a destination port
- 16 corresponding to said data destination in a quantity corresponding
- 17 to said data quantity to be transferred of a currently executing
- 18 data transfer request, said data transfer hub further controlling
- 19 said source port and said destination port to

in response to a data transfer request, query said destination port to determine if said destination port is capable of receiving data of a predetermined size,

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request and not transferring data to said destination port thereby not blocking reading data from said source port until said destination port is capable of receiving data, and

if said destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port, and

said data transfer hub further capable while waiting until
said destination port is capable of receiving data of

said source port and a second data transfer request between

if a second data transfer request is pending

querying said second destination port to determine if said second destination port is capable of receiving data of said predetermined size,

if said second destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said second data transfer request thereby not blocking reading data from said source port until said second destination port is capable of receiving data, and

if said second destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and

52 transferring said read data to said second destination 53 port. 1 8. (Currently Amended) The data transfer controller of claim 2 7, wherein: 3 each port includes at least one write reservation station for 4 storing data prior to transfer to said corresponding external 5 memory/device; 6 said data transfer hub further controlling said destination 7 port to determine whether any write reservation station capable 8 9 of storing data of said predetermined size of said destination 10 port has not been allocated for receipt of data, 11 if at least one write reservation capable of storing data 12 of said predetermined size is not allocated for receipt of 13 data, determining said destination port can receive data and 14 allocating a write reservation station capable of storing data 15 of said predetermined size for receipt of data, and 16 transfer said read data to said allocated write 17 reservation station of said destination port. 1 9. (Original) The data transfer controller of claim 8, wherein: 2 3 said data transfer hub further controlling said destination 4 port to transfer data from a write reservation station to said 5 corresponding external memory/device at a data transfer rate 6

of said external memory/device, and
disallocating said write reservation station upon
transfer of data from said write reservation station to said

10 external memory/device.

7

8

9

1 10. (Previously Amended) The data transfer controller of 2 claim 8, wherein:

each of said plurality of ports further includes an identifier register corresponding to each write reservation station; and

said data transfer hub further controlling said destination port to

allocate a write reservation station by writing identifier data in said corresponding identifier register, and store said read data in a write reservation station having a corresponding identifier stored in said identifier register corresponding to said write reservation station.

Claims 11 and 12 (Canceled).

3 4

7

8

9

10 11

> 4 5

6 7

8

11

12

13

14 15

16

- 1 13. (Currently Amended) A data processing system comprising: 2 a plurality of data processors, each data processor capable of 3 generating a data transfer request;
 - a request queue controller connected to said plurality of data processors, said request queue controller receiving, prioritizing and dispatching data transfer requests, each data transfer request specifying a data source, a data destination and a data quantity to be transferred;
- 9 a data transfer hub connected to request queue controller 10 effecting dispatched data transfer requests;
 - a plurality of ports, each of said plurality of ports having an interior interface connected to said data transfer hub identically configured for each port and an exterior interface configured for an external memory/device expected to be connected to said port, said interior interface and said exterior interface operatively connected for data transfer therebetween; and
- said data transfer hub controlling data transfer from a source port corresponding to said data source to a destination port

-8-

corresponding to said data destination in a quantity corresponding to said data quantity to be transferred of a currently executing data transfer request, said data transfer hub further controlling said source port and said destination port to

in response to a data transfer request, query said destination port to determine if said destination port is capable of receiving data of a predetermined size,

if said destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said data transfer request and not transferring data to said destination port thereby not blocking reading data from said source port until said destination port is capable of receiving data, and

if said destination port is capable of receiving data of said predetermined size, reading data of said predetermined size from said source port and transferring said read data to said destination port, and

said data transfer hub further capable while waiting until said destination port is capable of receiving data of

said source port and a second data transfer request between

<u>if</u> <u>a</u> <u>second</u> <u>data</u> <u>transfer</u> <u>request</u> <u>is</u> <u>pending</u>

querying said second destination port to determine
if said second destination port is capable of receiving
data of said predetermined size,

if said second destination port is not capable of receiving data of said predetermined size, waiting by not reading data of said predetermined size from said source port corresponding to said second data transfer request thereby not blocking reading data from said source port

50 second destination port is until said capable of 51 receiving data, and 52 if said second destination port is capable of receiving 53 data of said predetermined size, reading data of said 54 predetermined size from said source port and transferring said 55 read data to said second destination port. 1 14. (Currently Amended) The data processing system of claim 2 13, wherein: 3 each port includes at least one write reservation station for 4 storing data prior to transfer to said corresponding external memory/device; 5 6 said data transfer hub further controlling said destination 7 port to 8 determine whether any write reservation station capable 9 of storing data of said predetermined size of said destination 10 port has not been allocated for receipt of data, 11 if at least one write reservation capable of storing data 12 of said predetermined size is not allocated for receipt of 13 data, determining said destination port can receive data and allocating a write reservation station capable of storing data 14 of said predetermined size for receipt of data, and 15 16 transfer said read data to said allocated write 17 reservation station of said destination port. 15. (Original) The data processing system of claim 14, 1 2 wherein: 3 said data transfer hub further controlling said destination 4 port to 5 transfer data from a write reservation station to said 6 corresponding external memory/device at a data transfer rate of said external memory/device, and 7

8 disallocate said write reservation station upon transfer 9 of data from said write reservation station to said external 10 memory/device.

1 16. (Original) The data processing system of claim 14, 2 wherein:

each of said plurality of hubs further includes an identifier register corresponding to each write reservation station; and

said data transfer hub further controlling said destination port to

allocate a write reservation station by writing identifier data in said corresponding identifier register, and store said read data in a write reservation station having a corresponding identifier stored in said identifier register corresponding to said write reservation station.

Claims 17 and 18 (Canceled)

3

4

7

8

9

10

11

10

11

12

13

14

- 1 19. (Previously Amended) The data processing system of claim 2 13, further comprising:
- 3 said plurality of ports includes an internal port master;
- a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;
- a system memory connected to a predetermined one of said plurality of ports; and

wherein each of said data processors includes an instruction cache connected to said data transfer bus for temporarily storing program instructions controlling said data processor, said data processor generating a data transfer request to said request queue controller for instruction cache fill from said system memory to

- said instruction cache upon a read access miss to said instruction cache.
 - 1 20. (Previously Amended) The data processing system of claim 2 13, further comprising:
 - 3 said plurality of ports includes an internal port master;
 - a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;
 - 8 a system memory connected to a predetermined one of said 9 plurality of ports; and
- wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data cache fill from said system memory to said data cache upon a read access miss to said data cache.
 - 1 21. (Previously Amended) The data processing system of claim 2 13, further comprising:
 - 3 said plurality of ports includes an internal port master;
 - a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;
 - a system memory connected to a predetermined one of said plurality of ports; and
- wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data

-12-

- writeback from said data cache to said system memory upon a write miss to said data cache.
 - 1 22. (Previously Amended) The data processing system of claim 2 13, further comprising:
 - 3 said plurality of ports includes an internal port master;
 - a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;
 - a system memory connected to a predetermined one of said plurality of ports; and
- wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for write data allocation from said system memory to said data cache upon a write miss to said data cache.
 - 1 23. (Previously Amended) The data processing system of claim 2 13, further comprising:
 - 3 said plurality of ports includes an internal port master;
 - a data transfer bus connected to said internal port master and each of said data processors, said data transfer bus transferring data between said plurality of data processors and said data transfer hub via said internal port master;
 - a system memory connected to a predetermined one of said plurality of ports; and
- wherein each of said data processors includes a data cache connected to said data transfer bus for temporarily storing data employed by said data processor, said data processor generating a data transfer request to said request queue controller for data

-13-

- 14 writeback from said data cache to said system memory upon eviction
- 15 of dirty data from said data cache.
 - 1 24. (Original) The data processing system of claim 13,
 - 2 wherein:
 - 3 said plurality of data processors, said request queue
 - 4 controller, said data transfer hub and said plurality of ports are
 - 5 disposed on a single integrated circuit.
 - 1 25. (Currently Amended) The data processing system of claim
 - 2 13, further comprising:
 - 3 a data memory having a data transfer bandwidth on the same
 - 4 order as a data transfer bandwidth of said data transfer hub;
 - 5 an internal memory port connected to said data transfer hub
 - 6 and said data memory; and
 - 7 said data transfer hub further controlling said source port
 - 8 and said destination port to not query said internal memory port to
 - 9 determine if said destination port is capable of receiving data of
- 10 a predetermined size, read data of said predetermined size from
- 11 <u>said source port and transfer said read date to said destination</u>
- 12 port via said data transfer hub if said internal memory port is a
- 13 destination port of a data transfer request.